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Abstract—In this paper a new technique of utilizing parallel
sigma delta modulation for high frequency switch mode digital
power amplifiers is presented. This approach allows achieving a
factor of two increase of a digital logic speed for band-pass SDM
with minor adjustments made. A universal scheme for a SDM
system transformation is provided. Since the transformation
scheme is established, a parallel low-pass SDM, expandable to
a factor of four clock frequency reduction is designed. The
parallelization of a low pass SDM however requires modification
on the form of a Noise Transfer Function in order to preserve
desired speed of a digital logic. This can affect the overall
performance of the SDM. The derivation of the systems is
provided through analysis of discrete time domain equations.
The method is validated through simulations.
I. INTRODUCTION
Sigma-delta modulators have been used widely in analog
and digital signal conversion [2]. Recently there has been
an interest in using sigma-delta modulators (SDM) for direct
digital to RF conversion in switched-mode power amplifiers
(SMPA), offering the potential for superior linearity and
efficiency [3], [4]. One of the more challenging aspects of
using modulators for digital power amplifiers is the need
for high oversampling ratios and high-speed clocked outputs
- for modern communication systems, the required digital
processing speeds are beyond what is economically available
[4]. The need for a high oversampling ratio in sigma-delta
modulators is well known as a direct factor affecting the degree
of noise shaping that is possible and thus the overall dynamic
range.
The sampling frequency however has additional roles,
namely in determining the coding efficiency [3] of a switch
mode power amplifier.
Coding efficiency (1) is a term used to express the ability
to extract the signal power from the overall pulse-stream. It
is independent of efficiency but impacts on the sizing of the
circuit implementation.
The relation between a sampling frequency and a contin-
uous time coding efficiency is derived from a convolution
Figure 1. (a) Class S PA, (b) The effect of sampling frequency on the signal’s
strength
of a discrete time sample with a square pulse - being the
impulse response of a digital to analog converter. Power of
the output signal depends on the square pulse duration TS ;
which is directly related to a sampling frequency of a SDM by
TS = 1=fS . Deducing from [8] for an ideal square pulse (zero
rise time, zero fall time) a continuous time coding efficiency
can be expressed as
CT =
pIN
pQ

sinc

fC
fS
2
(1)
Where pIN is a power of an input signal, pQ is a power
of a discrete time SDM output, the fC is a carrier frequency
of the signal. The sampling frequency has therefore significant
role in a sigma-delta driven SMPA, affecting the overall power
efficiency of the device, Fig.1. A choice for optimal fCfS ratio
usually oscillates in a range of 0.25 to 0.33 [5], [3], implying
the desired sampling frequency fS 3GHz to 4GHz for a
carrier frequency fC = 1GHz. A number of methods of
increasing the output frequency by parallelization of SDM
blocks can be found in literature. In [6], the authors developed
a method of parallelization for SDM based on digital block
filtering approach. It allowed the use of m SDMs connected
in parallel, where each modulator worked at 1=m of an output
bit rate. The method suffered from an increased hardware
complexity. Also, the increased length of a single dsp path
makes this approach unsuitable for digital implementation
(FPGA). In [7], the authors utilized the SDM time domain
equations to form a structure similar in principle to the
digital block filtering based approach, with the advantage of a
reduced complexity. Although the hardware reduction has been
achieved, and the clock frequency of each modulator could be
theoretically reduced by any m times, the problem of long dsp
paths remains unsolved.
This paper presents an alternative mechanism for increasing
the effective output rate for a given clock frequency, without
requiring significant additional processing.
In the remainder of this paper, the approach derived from
discrete time-domain equation of the loop filter in a SDM is
presented.
II. DERIVATION
When analyzing the first order SDM shown in Fig.2(a) it is
observed that knowing the output and the input of the delay
block at time indexes n   1 and n allows finding a current
Figure 2. (a) A parallel organized SDM for processing two input samples
during single clock cycle, (b) A first order SDM after bandpass transformation
and a future SDM outputs q [n] and q [n+ 1] by deploying
quantizers Q1 and Q2. Since the one-step-ahead SDM output
q [n+ 1] is known, we can find a future input to the delay
block at time n + 1. Deducing from Fig.2(a) we obtain an
explicit discrete time domain equation for u [n] and u [n+ 1]
(2).
u [n] = x [n]  q [n] + u [n  1]
u [n+ 1] = x [n+ 1]  q [n+ 1] + x [n]  q [n] + u [n  1]
(2)
In a similar manner the system in Fig.2(a) can be expanded
by any integer number m (m positive), and therefore it has the
potential of increasing a sampling frequency of a modulator
by a factor of m. Although this technique seems promising
there is a constraint in practice. As the m factor increases, the
difference equation for each next future u expands, forcing
longer computation time, and thus reducing the speed of signal
processing - the long dsp path indicated by a dashed line in
Fig.2(a). This limits the degree of parallelization possible, in a
similar fashion to the previous techniques [6], [7]. The problem
could be however avoided, if the equation for u [n+ 1] was
released from dependence of u [n].
This is achieved by performing the well known low pass
to band pass transformation z !  z2. In this way, we arrive
at a system, shown in Fig.2(b), whose zeros are located at
fS
4 , and whose q [n], q [n+ 1] values are known by deploying
quantizers Q1 and Q2. The current and the future value of u
can then be written as,
u [n] =   (x [n]  q [n] + u [n  2])
u [n+ 1] =   (x [n+ 1]  q [n+ 1] + u [n  1]) (3)
Since values of u [n  2] ; u [n  1] are known from a
previous clock cycle, (3) can be computed in two parallel
signal processing paths independently.
III. BPSDM IMPLEMENTATION SCHEME
The band pass structure is generated undertaking the z !
 z 2 transformation from the prototype low-pass modulator.
This transformation adds additional delay and gain block to
the low pass structure (shown in gray in Fig.2(b)). From (3)
it is noted that the variable u is expressed as a function of q,
x and itself delayed by two clock cycles. If one delay from
each serial pair of delays in Fig.2(b) was removed, and the
intermediate times indicated as [n  1] omitted, by observation
we can say that the obtained structure would be a result of the
z !  z transformation of the first order SDM shown in upper
part of Fig.2(a). As a result we arrive at system that complies
with (3), and when supplied with input samples x [n] at time
indexes n = 0; 2; 4; 6. . . it returns the corresponding output
sequence q [n] at the same time indexes, n = 0; 2; 4; 6. . . . To
calculate the intermediate (odd) values, another, connected in
parallel modulator is required. This simple example shows that
two connected in parallel z !  z transformed, first order
SDMs, operating at the same sampling frequency fS2 , can
replace single, band pass SDM having sampling frequency
fS .
This property can be extended to a broader class of
modulators since all z !  z2 transformed SDMs can be
characterized by discrete time domain equations processing
either odd or even samples at the same time. To verify this
statement, a general single loop SDM shown in Fig.3(a) is
considered next. Its STF (z) and NTF (z) are given by (4).
STF (z) =
H (z)
1 H (z) NTF (z) =
1
1 H (z) (4)
Now two such modulators are connected in parallel -
Fig.3(b), such that each of them processes input samples
having odd (1; 3; 5:::) or even (0; 2; 4:::) time indexes n.
In order to derive STF (z) and NTF (z) for the obtained
system, the sums S1, S2 and quantizers Q1, Q2 in Fig.3(b)
are moved outside of the parallel system-Fig.3(c). This can be
done by noticing that the input to the quantizer in Fig.3(c) is
composed from outputs of both loop filters H ( z), thus it
produces the same output sequence q [n] as in Fig.3(b). Next,
the output q [n] is distributed through multiplexer to the loop
filters inputs without changing them (Similar reasoning had
been applied in [6]).
Now, a single loop SDM having a loop filter H (z)
is obtained. The loop filter transfer function H (z) =
HOUT (z) =HIN (z) is calculated in the following lines
U1 (z) =
1
2

HIN
 
z1=2

+HIN
  z1=2	
U2 (z) =
1
2

z 1=2HIN
 
z1=2
  z 1=2HIN   z1=2	
W1 (z) = V1
 
z2

; where V1 (z) = H ( z)U1 (z)
W2 (z) = V2
 
z2

; where V2 (z) = H ( z)U2 (z)
finally
H (z) =
[z 1W1(z)+W2(z)]z
HIN (z)
= H
  z2
Figure 3. (a) Single Loop SDM, (b) Parallel system, (c) Modified parallel
system
Which proves the stated earlier equivalence. Hence a
scheme shown in Fig.4 can be applied.
For experimental verification a third order direct form IIt
[1] filter has been chosen as a loop filter H (z) in both
structures - z !  z2 and the parallel z !  z. The third
order direct form IIt implemented as a loop filter in a single
loop SDM is shown in Fig.6(c).
The frequency responses for both bandpass systems, whose
low-pass prototype NTF has zeros and poles: z1 = 1, z2;3 =
0:99980:019j, p1 = 0:77, p2;3 = 0:8540:1972j are shown
in Fig.5.
IV. EXTENSION TO HIGHER FACTORS OF IMPROVEMENT
It can be concluded that a simple parallelization applied in
a previous section, with M parallel blocks, (M > 2), will
increase the sampling frequency by factor of M , but also a
undesired z ! zM transformation of NTF will follow. In
order to avoid it, some cross connections between a parallel
blocks are needed. Straight implementation of these allows
reducing the speed of the digital logic put between down/up-
samplers. However, an undesired effect of lenghtening dsp
Figure 4. Two connected in parallel, z !  z transformed SDMs operating
at a speed of fS
2
are equivalent to a bandpass SDM operating at a speed of
fS
Figure 5. Frequency responses of band pass SDM (BPSDM) working at
sampling frequency fS and an equivalent parallel circuit working at fS=2
(P-BPSDM)
paths seen in [6], [7] or in Fig.2(a) appear.
Learning from the described earlier parallel system, as well
as from [6], [7], it can be concluded that in the case of
parallelization, the discrete time domain equation of the loop
filter h [n] must not consist components delayed by less than
M clock cycles. If these are canceled, the cross connections
between the parallel SDMs may still be necessary, yet they
will origin from delays blocks outputs and hence they will
not impose longer computation times. This condition leads to
a H (z) of the form given by (5), which for the single loop
SDM yields NTF of the form of (6).
H (z) =
cMz
 M + cM+1z M 1 + cM+2z M 2 : : :
1  dMz M   dM+1z M 1   dM+2z M 2 : : :
(5)
NTF (z) =
1  dMz M   dM+2z M 1   dM+2z M 2 : : :
1 + eMz M + eM+1z M 1 + eM+2z M 2 : : :
(6)
Where M is an integer, and M  2.
Design of stable single bit SDM having the above NTF can
be challenging task since (6) does not allow placing the poles
and zeros freely. If, however a low pass SDM is designed with
the least M = 2, it can be immediately extended to a factor
of four clock-frequency-reduced BPSDM by simply applying
the scheme from Fig.4.
Example of such a third order low-pass NTF with zeros
and poles at (Z1=2 = 0:50:01j, Z3 = 1, P1 =  0:624, P2 =
 0:176, P3 = 0:8) is given by (7). Its direct implementation
with a single loop SDM and a direct form IIt structure as a
loop filter is shown in Fig.6(c). The parallel structure derived
from discrete time equation of the loop filter hOUT [n] (8) is
shown in Fig.6(d).
NTF (z) =
1  d2z 2   d3z 3
1 + e2z 2 + e3+1z 3
(7)
hOUT [n] = c3hIN [n  3] + d3hOUT [n  3]+
+c2hIN [n  2] + d2hOUT [n  2] (8)
Figure 6. Two connected in parallel SDMs, creating together low pass
NTF . (a) NTF zero-pole plot, (b) Noise Transfer Function (c) Direct
implementation (d) Parallel implementation (e) Frequency response of the
parallel low pass SDM
Observing closely Fig.6(d) reveals, that although at first
glance the cross connection network seems to be complicated,
no path starting from a delay output has more than three adders
in cascade. This implies, that a single computation cycle can
be not longer than that of structure Fig.6(c), yet it processes
two input samples and returns two in a single cycle.
The zeros and poles have been chosen so that they yield a
stable low-pass NTF, thus the system can be further parallel-
transformed by applying scheme Fig.4.
Although it is a third order system, the single zero placed at
dc implies that its performance can be at best compared with
1st order low pass SDM. The remaining two zeros appear at
Z1=2 = 0:50:01j and are partly compensated by NTF poles
- Fig.6(a) and (b).
The obtained parallel modulator has a frequency response
to a five tones input given in Fig.6(e).
V. CONCLUSION
A new approach to a BPSDM modulation suitable for switch
mode power amplifier design has been presented. The method
takes advantage of an independence between consecutive
modulator states separated by one clock cycle in a low pass to
band pass transformed SDM. Using this property a modulator
can be split into two parallel signal processing paths, as a
result doubling the speed of the digital logic. This property
has been used to produce a general conversion scheme for
low pass to parallel band pass SDM.
Next the attempt to double the speed of a low pass SDM
has been taken. This can be a challenging task since the
straight approach to parallelization leads to extended discrete
time equations of the system, which in turn extends the time
needed to process them. In order to avoid long cascades of
adders/multipliers, a NTF of the low pass system has been
modified. This solution allows to break a critical dsp path by
insertion of a delay block. Although the desired speed can be
achieved, some compromises in SNR performance due to the
modified NTF arise.
Both approaches have been verified in simulations.
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